

Seat No.: \_\_\_\_\_

Enrolment No. \_\_\_\_\_

## GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (NEW) EXAMINATION – WINTER 2023

**Subject Code:3130704**

**Date:25-01-2024**

**Subject Name:Digital Fundamentals**

**Time:10:30 AM TO 01:00 PM**

**Total Marks:70**

**Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

		MARKS
<b>Q.1</b>	(a) List out various logic families. Also list characteristics of digital IC.	<b>03</b>
	(b) State and prove De-Morgan's theorems using truth-tables.	<b>04</b>
	(c) Implement AND, OR, EX-OR gates using NAND & NOR gates.	<b>07</b>
<b>Q.2</b>	(a) Reduce the expression $F = x'y'z + yz + xz$	<b>03</b>
	(b) Convert the decimal Number 330.5 to base 4 and base 8.	<b>04</b>
	(c) Design a Combinational circuit that convert Binary to BCD code converter.	<b>07</b>
<b>OR</b>		
	(c) Design a Combinational circuit that convert BCD to Excess 3 code converter.	<b>07</b>
<b>Q.3</b>	(a) Minimize following Boolean function using K-map: $Y(A,B,C,D) = \sum m(0, 1, 3, 5, 6, 7, 10, 13, 14, 15)$	<b>03</b>
	(b) Explain 4 – bit parallel adder with diagram.	<b>04</b>
	(c) Design 2 - Bit Magnitude Comparator.	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Design D FF using SR FF. Write truth table of D FF.	<b>03</b>
	(b) Minimize following Boolean function using K-map: $F(A,B,C,D) = \sum m(1, 5, 6, 12, 13, 14) + d(2, 4)$	<b>04</b>
	(c) Design 3-bit even parity generator circuit.	<b>07</b>
<b>Q.4</b>	(a) Compare static RAM and dynamic RAM.	<b>03</b>
	(b) Explain JK flip flop with its characteristic table and excitation table.	<b>04</b>
	(c) Write a brief note on race around condition and its solution. Draw & explain the logic diagram of master-slave JK flip-flop.	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Explain the types of ROM.	<b>03</b>
	(b) Explain Look-ahead Carry generator	<b>04</b>
	(c) Design a Synchronous counter with the following binary sequence: 0, 1, 3, 4, 5, 7 and repeat. Use T – flip-flops	<b>07</b>
<b>Q.5</b>	(a) Explain the working of a Counter.	<b>03</b>
	(b) Explain R-2R ladder type D/A converter	<b>04</b>
	(c) A combinational circuit is defined by the function $F1(A, B, C) = \sum m(0, 1, 3, 4)$ $F2(A, B, C) = \sum m(1, 2, 3, 4, 5)$ Implement the circuit with a PLA having 3 inputs, 3 product term & 2 outputs.	<b>07</b>

**OR**

- Q.5** (a) Explain the working of SISO shift register. **03**  
(b) Explain the specification of D/A converter **04**  
(c) Describe operation of D/A converter with binary-weighted resistors **07**

\*\*\*\*\*