Seat No.: _____

Enrolment No._____

GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-III (NEW) EXAMINATION - WINTER 2023Subject Code:3130704Date:25-01-2024Subject Name:Digital FundamentalsTotal Marks:70				
Inst	ructio	ns:		
	1. 2. 3. 4.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks. Simple and non-programmable scientific calculators are allowed.	MARKS	
Q.1	(a) (b) (c)	List out various logic families. Also list characteristics of digital IC. State and prove De-Morgan's theorems using truth-tables. Implement AND, OR, EX-OR gates using NAND & NOR gates.	03 04 07	
Q.2	(a) (b) (c) (c)	Reduce the expression $F = x'y'z +yz + xz$ Convert the decimal Number 330.5 to base 4 and base 8. Design a Combinational circuit that convert Binary to BCD code converter. OR Design a Combinational circuit that convert BCD to Excess 3 code	03 04 07 07	
Q.3	(a) (b)	Converter. Minimize following Boolean function using K-map: $Y(A,B,C,D) = \Sigma m(0, 1, 3, 5, 6, 7, 10, 13, 14, 15)$ Explain 4 – bit parallel adder with diagram.	03 04	
	(c)	Design 2 - Bit Magnitude Comparator.	07	
Q.3	(a) (b) (c)	Design D FF using SR FF. Write truth table of D FF. Minimize following Boolean function using K-map: $F(A,B,C,D) = \Sigma m(1, 5, 6, 12, 13, 14) + d(2, 4)$ Design 3-bit even parity generator circuit.	03 04 07	
Q.4	(a) (b) (c)	Compare static RAM and dynamic RAM. Explain JK flip flop with its characteristic table and excitation table. Write a brief note on race around condition and its solution. Draw & explain the logic diagram of master-slave JK flip-flop.	03 04 07	
Q.4	(a) (b) (c)	Explain the types of ROM. Explain Look-ahead Carry generator Design a Synchronous counter with the following binary sequence: 0, 1, 3, 4,5, 7 and repeat. Use T – flip-flops	03 04 07	
Q.5	(a) (b) (c)	Explain the working of a Counter. Explain R-2R ladder type D/A converter A combinational circuit is defined by the function F1 (A, B, C,) = Σ m (0,1,3,4) F2 (A, B, C,) = Σ m (1.2.3,4,5) Implement the circuit with a PLA having 3 inputs, 3 product term & 2 outputs.	03 04 07	

OR

		01	
Q.5	(a)	Explain the working of SISO shift register.	03
	(b)	Explain the specification of D/A converter	04
	(c)	Describe operation of D/A converter with binary-weighted resisters	07
