

**GUJARAT TECHNOLOGICAL UNIVERSITY**

**BE - SEMESTER-VI (NEW) EXAMINATION – SUMMER 2024**

**Subject Code:3160712**

**Date:17-05-2024**

**Subject Name:Microprocessor and Interfacing**

**Time:10:30 AM TO 01:00 PM**

**Total Marks:70**

**Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

		<b>Marks</b>
<b>Q.1</b>	(a) Define (1) Microprocessor (2) System Bus (3) Instruction Cycle	<b>03</b>
	(b) Explain 8085 Programming Model with diagram	<b>04</b>
	(c) Draw and explain Pin diagram of 8085 Microprocessor	<b>07</b>
<b>Q.2</b>	(a) Define (1) Accumulator (2) Program Counter (3) Stack Pointer	<b>03</b>
	(b) Draw timing diagram of instruction MVI A, 32H	<b>04</b>
	(c) Elaborate different addressing modes in 8085 with suitable examples	<b>07</b>
<b>OR</b>		
(c)	Draw the memory interface 4kB of EPROM with starting address from 0000H and 2kB of RAM with starting address followed by EPROM with 8085 Microprocessor	<b>07</b>
<b>Q.3</b>	(a) Explain instruction format of 8085 instructions	<b>03</b>
	(b) Describe any four arithmetic instructions in 8085 with examples	<b>04</b>
	(c) Explain counters and time delay with suitable example. Also specify various applications of counters and time delay.	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Explain classification of instructions based on byte size with examples	<b>03</b>
	(b) Describe any four data transfer instructions in 8085 with examples	<b>04</b>
	(c) Write an assembly language program in 8085 to arrange five 8-bit numbers in ascending order stored at memory location starting from 3000H	<b>07</b>
<b>Q.4</b>	(a) Define Stack. Explain PUSH and POP instructions	<b>03</b>
	(b) Explain classification of Interrupts in 8085 Microprocessor	<b>04</b>
	(c) Draw and explain block diagram of 8255A	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Differentiate IO-mapped IO and Memory-mapped IO	<b>03</b>
	(b) Explain BSR Mode in 8255A	<b>04</b>
	(c) Draw and explain block diagram of 8259A	<b>07</b>
<b>Q.5</b>	(a) Describe flag register in 8086 Microprocessor	<b>03</b>
	(b) Explain register organization of 80286 Microprocessor	<b>04</b>
	(c) Draw and explain logical block diagram of 8086 Microprocessor	<b>07</b>
<b>OR</b>		
<b>Q.5</b>	(a) Describe protected virtual address mode in 80286 Microprocessor	<b>03</b>
	(b) Explain concepts of segmentation in 8086 Microprocessor	<b>04</b>
	(c) Draw and explain architecture of 80386 Microprocessor	<b>07</b>

\*\*\*\*\*