

**GUJARAT TECHNOLOGICAL UNIVERSITY**

**BE - SEMESTER-IV (NEW) EXAMINATION – SUMMER 2024**

**Subject Code:3140707**

**Date:20-07-2024**

**Subject Name: Computer Organization & Architecture**

**Time:10:30 AM TO 01:00 PM**

**Total Marks:70**

**Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

**Marks**

- |            |   |           |
|------------|---|-----------|
| <b>Q.1</b> | (a) Define RTL. Give an example of register transfer of data through accumulator.                     | <b>03</b> |
|            | (b) Explain instruction formats with its types.   | <b>04</b> |
|            | (c) Explain Instruction cycle with flowchart.   | <b>07</b> |
| <b>Q.2</b> | (a) Differentiate MRI and non-MRI.  | <b>03</b> |
|            | (b) Explain Memory reference instructions.  | <b>04</b> |
|            | (c) Explain micro programmed control organization in detail.  | <b>07</b> |
|            | <b>OR</b>   |           |
|            | (c) What is register stack? Explain push and pop micro-operations.                                    | <b>07</b> |
| <b>Q.3</b> | (a) Explain subroutine call and return with micro-operation.  | <b>03</b> |
|            | (b) State the differences between register stack and memory stack.                                    | <b>04</b> |
|            | (c) What is addressing modes? List and explain any five addressing modes by taking proper example(s). | <b>07</b> |
|            | <b>OR</b>   |           |
| <b>Q.3</b> | (a) Write a short note on memory interleaving.  | <b>03</b> |
|            | (b) Explain Flynn's classification of computer.   | <b>04</b> |
|            | (c) Explain pipelining technique. Draw the general structure of four segment pipeline.                | <b>07</b> |
| <b>Q.4</b> | (a) Explain the role of associative memory.   | <b>03</b> |
|            | (b) Explain in brief about Cache memory and Virtual memory.   | <b>04</b> |
|            | (c) Discuss associative mapping and direct mapping in organization of cache memory.                   | <b>07</b> |
|            | <b>OR</b>   |           |
| <b>Q.4</b> | (a) Explain Content Addressable Memory.   | <b>03</b> |
|            | (b) Compare SRAM and DRAM.  | <b>04</b> |
|            | (c) Explain paging and address translation with example.  | <b>07</b> |
| <b>Q.5</b> | (a) Compare tightly coupled and loosely coupled systems.  | <b>03</b> |
|            | (b) Write a note on crossbar switch interconnection structure with block diagram                      | <b>04</b> |
|            | (c) Describe cache coherence problem and its solutions in detail.                                     | <b>07</b> |
|            | <b>OR</b>   |           |
| <b>Q.5</b> | (a) Explain CLA, ISZ and CMA instruction.   | <b>03</b> |
|            | (b) Draw and explain in brief flowchart for interrupt cycle.  | <b>04</b> |
|            | (c) Explain first pass of an assembler with flowchart.  | <b>07</b> |

\*\*\*\*\*