GUJARAT TECHNOLOGICAL UNIVERSITY

a		BE - SEMESTER-IV(NEW) EXAMINATION – WINTER 2022	2			
Subj	ect	Code:3140707 Date:15-12	2-2022			
Subj	ect	Name:Computer Organization & Architecture				
Time:10:30 AM TO 01:00 PM Total Marks:7						
Instru	ction	IS:				
	1.	Attempt all questions.				
	2.	Make suitable assumptions wherever necessary.				
	3.	Figures to the right indicate full marks.				
	4.	Simple and non-programmable scientific calculators are allowed.				
			MARKS			
0.1	(a)	Draw the block diagram of 4-bit combinational circuit shifter.	03			
X	(\mathbf{u})	Construct diagram of common hus system of four 4-bits registers with	04			
	(0)	diagram	U-I			
	(c)	What is the role of sequence counter(SC) in control unit? Interpret its	07			
		concept with the help of its three inputs using diagram.				
Q.2	(a)	List out names of eight main registers of basic computer with their	03			
		symbolic name and purpose.				
	(b)	Summarize following addressing modes with example.	04			
		1) Implied mode 2) Register mode				
	(c)	Which are the different phases of Instruction Cycle? Describe Register	07			
		transfer for fetch phase with its diagram.				
		ÖR				
	(c)	Define: microinstruction: Identify different types of 16 bits instruction	07			
	(-)	formats for basic computer using figure.	• •			
03	(a)	Use BSA and BUN instruction with example and diagram	03			
Q	(\mathbf{u})	Criticize Three-Address Instructions and Zero address instruction with	04			
	(0)	common example	U-T			
	(\mathbf{c})	Describe how control unit determine instruction type after the	07			
	(C)	decoding using flowshort for instruction cycle	07			
0.2	(a)	OK Dramana flowshart of CDU IOD communication	02			
Q.3	(a) (b)	Differentiate DISC and CISC analite stars	05			
	(D)	Differentiate RISC and CISC architecture.	04			
	(C)	what is cache memory? Interpret direct addressing mapping with	07			
		diagram.				
0.4			0.2			
Q.4	(a)	Draw and criticize memory hierarchy in a computer system.	03			
	(b)	Write an Assembly level program for addition of 50 numbers.	04			
	(c)	Draw the flowchart of first pass of the assembler and explain working	07			
		of the same.				
- ·		OR				
Q.4	(a)	Interpret the following instructions: INP, ISZ and LDA	03			
	(b)	Write an Assembly level program to move one block of data to another	04			
		location.				
	(c)	List out modes of transfer. Formulate direct memory access technique	07			
		in detail.				
Q.5	(a)	Summarize major hazards in pipelined execution.	03			

1

	(b)	What is a data dependency conflict in instruction pipeline?	04
		Recommend solutions for data dependency conflicts.	
	(c)	Demonstrate four-segment instruction pipeline in detail	07
		OR	
Q.5	(a)	Sketch Microinstruction code format. Quote BR and CD field in brief.	03
	(b)	Compare following terms:	04
		1. Write through-cache and Write back cache.	
		2. Spatial locality and Temporal locality	
	(c)	Elaborate flynn's classification scheme with proper diagram.	07
