

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER-IV(NEW) EXAMINATION – WINTER 2022****Subject Code:3140707****Date:15-12-2022****Subject Name:Computer Organization & Architecture****Time:10:30 AM TO 01:00 PM****Total Marks:70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

		MARKS
<b>Q.1</b>	(a) Draw the block diagram of 4-bit combinational circuit shifter.	<b>03</b>
	(b) Construct diagram of common bus system of four 4-bits registers with diagram.	<b>04</b>
	(c) What is the role of sequence counter(SC) in control unit? Interpret its concept with the help of its three inputs using diagram.	<b>07</b>
<b>Q.2</b>	(a) List out names of eight main registers of basic computer with their symbolic name and purpose.	<b>03</b>
	(b) Summarize following addressing modes with example. 1) Implied mode    2) Register mode	<b>04</b>
	(c) Which are the different phases of Instruction Cycle? Describe Register transfer for fetch phase with its diagram.	<b>07</b>
<b>OR</b>		
	(c) Define: microinstruction; Identify different types of 16 bits instruction formats for basic computer using figure.	<b>07</b>
<b>Q.3</b>	(a) Use BSA and BUN instruction with example and diagram.	<b>03</b>
	(b) Criticize Three-Address Instructions and Zero address instruction with common example.	<b>04</b>
	(c) Describe how control unit determine instruction type after the decoding using flowchart for instruction cycle.	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Prepare flowchart of CPU-IOP communication.	<b>03</b>
	(b) Differentiate RISC and CISC architecture.	<b>04</b>
	(c) What is cache memory? Interpret direct addressing mapping with diagram.	<b>07</b>
<b>Q.4</b>	(a) Draw and criticize memory hierarchy in a computer system.	<b>03</b>
	(b) Write an Assembly level program for addition of 50 numbers.	<b>04</b>
	(c) Draw the flowchart of first pass of the assembler and explain working of the same.	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Interpret the following instructions: INP, ISZ and LDA	<b>03</b>
	(b) Write an Assembly level program to move one block of data to another location.	<b>04</b>
	(c) List out modes of transfer. Formulate direct memory access technique in detail.	<b>07</b>
<b>Q.5</b>	(a) Summarize major hazards in pipelined execution.	<b>03</b>

- (b) What is a data dependency conflict in instruction pipeline? **04**  
Recommend solutions for data dependency conflicts.
- (c) Demonstrate four-segment instruction pipeline in detail **07**

**OR**

- Q.5** (a) Sketch Microinstruction code format. Quote BR and CD field in brief. **03**
- (b) Compare following terms: **04**
1. Write through-cache and Write back cache.
  2. Spatial locality and Temporal locality
- (c) Elaborate flynn's classification scheme with proper diagram. **07**

\*\*\*\*\*